




Investigation of Nonlinear Droop Control in DC Power Distribution Systems
Load Sharing, Voltage Regulation, Efficiency, and Stability
Chen, Fang; Burgos, Rolando; Boroyevich, Dushan; Vasquez, Juan C.; Guerrero, Josep M.
Published in:
IEEE Transactions on Power Electronics





Accepted author manuscript, peer reviewed version
Link to publication from Aalborg University
Citation for published version (APA):
Chen, F., Burgos, R., Boroyevich, D., Vasquez, J. C., & Guerrero, J. M. (2019). Investigation of Nonlinear Droop
Control in DC Power Distribution Systems: Load Sharing, Voltage Regulation, Efficiency, and Stability. IEEE
Transactions on Power Electronics, 34(10), 9407-9421. [8616804]. https://doi.org/10.1109/TPEL.2019.2893686
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
            ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
            ? You may not further distribute the material or use it for any profit-making activity or commercial gain
            ? You may freely distribute the URL identifying the publication in the public portal ?
Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to
the work immediately and investigate your claim.
Downloaded from vbn.aau.dk on: August 24, 2021
0885-8993 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2019.2893686, IEEE
Transactions on Power Electronics
 
Investigation of Nonlinear Droop Control in DC 
Power Distribution Systems: Load Sharing, 
Voltage Regulation, Efficiency, and Stability 
 
Fang Chen, Member, IEEE, Rolando Burgos, Member, IEEE, Dushan Boroyevich, Life Fellow, IEEE,  
Juan C. Vasquez, Senior Member, IEEE, and Josep M. Guerrero, Fellow, IEEE
Abstract—Linear droop faces the design trade-off 
between voltage regulation and load sharing due to cable 
resistances and sensing errors. Using a larger droop 
resistance improves load sharing, but requires a wider 
droop voltage range. In the nonlinear droop, droop 
resistance is a function of the converter’s output current, 
and its value increases when the output current increases. 
As a result, the impacts from sensors and cables are 
reduced. In this paper, the design of nonlinear droop in dc 
power distribution systems is studied with special 
emphasis on load sharing, voltage regulation, system 
efficiency, and stability. After discussing the piecewise 
linear and nonlinear droop control, a generic polynomial 
expression is presented to unify different droop equations. 
The impact of droop on dc system efficiency is analyzed by 
evaluating cable and power converter losses. The 
converter’s output impedance using nonlinear droop is 
modeled to analyze the system stability with constant 
power loads. The selection and design guidelines of 
nonlinear droop are summarized, considering both the 
static performance and interaction with load systems. The 
analysis is verified in 400-V multi-source dc systems. The 
nonlinear droop is fully distributed as it only needs local 
information. 
 
Index Terms—Constant power load, current sharing, 
dc microgrids, droop, efficiency, nonlinear, stability, 
voltage regulation. 
I. INTRODUCTION 
Droop control has been broadly used in power module 
paralleling, ac microgrids, and dc microgrids. One main 
advantage of droop control is its ability to achieve load sharing 
among paralleled power sources without dedicated 
communication links; thus, distributed and reliable system 
control can be realized. 
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In traditional ac power systems, the concept of droop has 
been adopted for sharing active and reactive power among 
numerous synchronous generators tied to the same power grid. 
Specifically, the active power is shared by frequency droop, 
while the reactive power is shared by voltage droop [1], [2].  
Similarly, droop control has been used in dc power 
distribution systems for data centers, electric vehicles, and dc 
microgrids [3]–[8]. In the popular voltage-current droop (V-I 
droop), each power converter adjusts its output voltage when its 
output current changes; thus, a steady-state load sharing can be 
achieved. In addition, droop control has been designed with 
different voltage set-points to prioritize different energy 
sources, e.g., electric utility, renewable energy, and energy 
storage. The system energy management has been optimized 
for targets such as net-zero energy cost [9], [10]. A variety of 
power module paralleling methods are reviewed in [11], where 
droop methods are classified into five categories according to 
their implementations, i.e., 1) converters’ inherent droop 
feature [12]; 2) series resistor; 3) output current feedback; 4) 
current mode with low dc gain; and 5) scheduling control via 
nonlinear gain [13].  
In practice, discrepancies between power converters, 
sensors and cable resistances influence the droop performance. 
Traditional droop control, i.e., the linear droop, adopts a 
constant droop resistance and faces a design trade-off between 
voltage regulation stiffness and load sharing accuracy. Using a 
large droop resistance improves the load sharing but generates a 
large output voltage deviation under heavy load. Reducing the 
droop resistance improves the voltage regulation but sacrifices 
the load sharing. In practical systems, the system bus voltage 
needs to stay within a predefined range to ensure all sources and 
loads connected to the bus can function properly. Similar to ac 
utility that typically allows a 5 % to 10 % frequency variation, 
ref [14] suggests allowing a total of 10 % dc bus voltage 
variation. If half of the total variation range, i.e., 5 %, is 
reserved for line voltage drops, the usable voltage range for 
droop control is only 5 %. As a result, the maximum droop 
resistance is limited.  
A great amount of research has been done to improve the 
load sharing and voltage regulation of droop control. Generally 
speaking, these improvements can be classified into 
communication-based and communication-less methods.  
If there are communication links between the converters, 
the bus voltage can be restored by transmitting the voltage and 
current information. For example, the output current of each 
converter can be sent to a communication link to aggregate the 
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global load. Based on this information, the voltage set point of 
each converter is adjusted to compensate for the voltage drop of 
droop control [15], [16]. A three-level hierarchical control 
structure for microgrids is discussed in [2], where the first-level 
control is the traditional droop control, and the second-level 
control compensates the voltage deviation by shifting the 
voltage set points for different converters. Although these 
methods only require low-speed communication, physical 
communication lines still exist between power sources. 
Compared with the communication-less control strategies, 
communication-based methods increase the system cost and 
complexity. 
Improvements without communication have the advantage 
of robustness and low cost. In [13], a gain scheduling method is 
proposed to adjust the gain of the voltage loop controller based 
on load conditions. The gain is selected by looking at a group of 
droop curves and choosing the curve that has the desired dc 
gain for each discretized segment. This improves the load 
sharing and keeps the same droop voltage range for paralleled 
ac-dc converters. Gain scheduling and fuzzy control are 
combined in [17] to optimize the operation of dc microgrids. 
The gain scheduling is also applied in ac utility to synchronize 
multiple generators [18]. However, the application of the gain 
scheduling is limited to proportional controllers. If the 
controller contains an integrator, this method can no longer be 
applied.  
Another communication-less improvement is introduced in 
[19], [20] by splitting the droop range into segments. When the 
load exceeds a threshold, the system begins to use a larger 
droop resistance. This method uses different slopes to suppress 
the current sharing error caused by voltage measurement errors. 
However, the switch between different modes is abrupt. The 
sudden output resistance change of power converters may lead 
to undesired transients and oscillations.  
A nonlinear droop control method is proposed in [21]. The 
performance of different second-order droop expressions, e.g., 
droop using parabolic and elliptic equations, is compared with 
linear droop. Later in [22], the work is extended by introducing 
higher-order polynomial droop expressions and power 
bidirectional experiments. Each work demonstrated that 
nonlinear droop has better performance than linear droop in 
achieving voltage regulation and load sharing. However, they 
did not consider the impact of droop control on system 
efficiency, leading to an overemphasis on the load sharing 
under light-load conditions. Also, the discussion is limited to 
two-source systems; experiments were not conducted for 
multi-source systems. Moreover, the nonlinear droop control 
alters the output impedance of power converters, which impacts 
the dc system stability. These issues need to be addressed. 
This paper focuses on the approach that does not require 
any communication. As a continuation of the work presented in 
[21], this paper investigates the design and benefits of nonlinear 
droop control. Section II provides a quantitative analysis and 
measurement results showing the impact from cables and 
sensors. Section III introduces the concept of piecewise linear 
and nonlinear droop control. A general form of nonlinear droop 
control is presented to unify different droop equations. 
Different second-order droop functions are compared. Section 
IV explores the performance of nonlinear droop in the steady 
state, including voltage regulation, load sharing, and system 
efficiency. Section V evaluates the impact of nonlinear droop 
control on system stability by modeling the converter’s output 
impedance and applying Bode and Nyquist stability criteria. 
Section VI shows experimental results for two-source and 
three-source dc systems. Conclusion and design guidelines are 
given in Section VII. 
II. FACTORS DEGRADING DROOP PERFORMANCE 
Cable resistance and sensing error are the main factors 
influencing the voltage regulation and load sharing in droop 
control. The impact from each of them is quantitatively 
analyzed in this section. 
A. Cable Resistance 
Cable resistance is inevitable in distributed systems. 
Considering the scale of dc systems, from telecommunication 
to dc microgrids, the cable can span from several meters to tens 
of meters. Common cable gauges in residential applications and 
their corresponding voltage drops have been listed in [14]. The 
data indicates a cable voltage drop of 2.5 % to 5 % for a dc grid 
spanning 50 meters, given cables are selected based on their 
current ratings. This cable voltage drop is comparable to the 
droop voltage range, i.e., 5 % of the nominal bus voltage. 
Fig. 1 shows the measurement result of a 5-meter power 
loop using an AWG 18 cable for a 10 A current capacity. The 
total cable resistance is 0.2 Ω. A dc output power converter is 
connected to a load through this cable. The power converter 
follows a linear droop characteristic and outputs 380 V under 
no load. The droop resistance is 1 Ω so the droop voltage range 
is 10 V with a 10 A maximum current. The voltages are 
measured at both the source and load terminals. The reference 
curve is the designed droop characteristic; the voltage drops 
from 380 V to 370V when the current increases from 0 to 10 A. 
The measured curve at the source terminal matches the 
designed curve. However, due to cable resistance, the voltage at 
the load terminal deviates from the reference. The higher the 
output current is, the larger that difference will be. 
Fig. 2(a) shows a two-source one-load dc system with 
cable resistances Rline1 and Rline2. Both the load sharing and 
voltage distribution will be different from the case without 
cable resistances. If the designed droop resistances are Rd1 and 
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Rd2 for Sources 1 and Source 2 respectively, the total 
resistances from the two sources to the load are 
 
1 1 1d d lineR R R    (1) 
 
2 2 2d d lineR R R    (2) 
For load current 
loadi , the operating point with cable 
resistances can be solved by 
 
0 0




v V i R V i R
i i i




where V10 and V20 are the voltage set points for the two sources 
under no-load conditions.
busv , 1i  and 2i  are the bus voltage 
and source currents with the consideration of line resistances.  
If V10 = V20, the load sharing is 
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which deviates from the designed value Rd2 / Rd1. Generally 
speaking, a larger line resistance difference leads to a bigger 
load sharing deviation when the droop resistance is fixed.  
In Fig. 2(b), the dashed lines represent the steady-state 
operating point without cable resistances. The solid lines show 
the operating point with cable resistances. In the latter case, the 
bus voltage drops from vbus to vbus’ and source currents shift 
from i1 and i2 to i1’ and i2’.  
Fig. 3 shows a numeric result with different droop 
resistances for the system in Fig. 2. In the plot, Source 1 and 
Source 2 are assumed identical and should share the load 
evenly. V10 = V20 = 1 pu. The maximum source current I1max = 
I2max = 1 pu, and the maximum system load current is 2 pu. The 
line resistance Rline1 is 0.01 pu, and Rline2 is 0. Fig. 3 shows the 
load sharing comparison between Rd1 =Rd2 =Rd = 0.01 pu and 
0.04 pu, i.e., Rd is equal to, or four times the cable resistance. 
Clearly, a larger droop resistance improves load sharing, but 
leads to a larger voltage drop. Under a heavy load, this voltage 
deviation can be unacceptable.  
B. Sensing Error 
Another factor influencing the load sharing is the output 
voltage regulation error caused by measurement. Even if the 
final products are calibrated carefully to make the measurement 
error small, sensors drift when temperature changes. In the 
authors’ experiments, a 1 V voltage drift is commonly observed 
for 380 V dc systems. Based on the datasheet, the adopted Hall 
effect voltage sensors, LV 25-P, have a static accuracy of 
around 1 % [23]. More errors are expected from the sensing 
resistors, signal conditioning circuits, and analog-to-digital 
converters. These errors always exist and cannot be eliminated. 
Considering the system in Fig. 2 without cable resistance, 
when
0 0









 . If 
0 0
1 2V V  due to the voltage 












   (5) 
The second term is the load sharing error due to voltage 
sensing. Unlike the error from cable resistance, this error stays 
constant when the load current changes; it is only related to the 





























Fig. 2.  Two sources droop with cable resistances. (a) Circuit schematic. (b) 
Operating points before and after including cable resistances. 
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Fig. 3.  Load sharing and voltage regulation with different droop resistances. 
 
Fig. 4.  Impact of voltage sensing error on load sharing without cable 
resistance. 
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In Fig. 4, when the load current increases from zero, the 
source with a higher output voltage will provide power first 
(red line). The other source (blue line) begins to output power 
after the bus voltage drops to a certain value that cancels out the 
sensing difference. Then, the two sources increase their output 
currents with the same slope. 
In practical, the load sharing error is the result of both line 
resistances and measurement errors. The error from line 
resistances increases when the load increases; the error from 
measurement stays constant regardless of the load. 
III. THE NONLINEAR DROOP CONTROL 
A. The Benefits of Nonlinear Droop Control 
From the above discussion, we know that a larger droop 
resistance has the advantage of better load sharing but sacrifices 
the voltage regulation. A smaller droop resistance requires a 
smaller droop voltage range but is more sensitive to the impact 
from cables and sensors. In the traditional droop design using a 
fixed droop resistance, trade-offs have to be made between 
voltage regulation and sharing accuracy. 
If we consider the process of the traditional droop design 
for a power converter, it follows these steps: 
1) Choose the droop curve start point as the no-load 
voltage set point. 
2) Choose the droop curve end point based on the 
maximum source current and the lower limit of the dc bus 
voltage. 
3) The straight line connecting the start and the end points 
will be the designed output droop curve. 
In practice, the source rating and dc bus voltage range are 
predetermined by the system specifications. In other words, the 
start point and end point of the droop curve are predefined. The 
only degree of freedom that can be used for improvement is the 
trajectory that connects these two points. 
In Fig. 5, the red line is the trajectory of linear droop, the 
orange line is a piecewise linear droop consisting of two linear 
segments with different slopes, and the blue line is a nonlinear 
droop curve. By examining the droop resistance, which is the 
slope of the tangent along the curves, the piecewise linear and 
nonlinear droop methods have the following features: 
1) They have larger droop resistance Rd_H under heavy load, 
enabling better load sharing.  
2) They have smaller droop resistance Rd_L under light load, 
enabling tighter voltage regulation.  
3) Their droop curves are always above the linear droop, 
implying smaller voltage deviation from the voltage set point 
under all load conditions. 
These features are the characteristics that designers are 
seeking in droop control. Under heavy loads, uneven load 
sharing leads to source saturation, uneven thermal stress, 
accelerated component aging, and increased bus voltage drop; 
therefore accurate load sharing is important. In contrast, 
accurate load sharing is less crucial under light loads; as long as 
the sources are working well within their limits, some sharing 
error is totally acceptable. In some cases, tighter voltage 
regulation with smaller droop resistance is beneficial because a 
higher bus voltage leads to smaller current and reduces the 
cable conduction loss [24]. 
To avoid loss on physical resistors, the droop characteristic 
is usually implemented by control loops in high power 
applications. In Fig. 6, the green shaded parts constitute a 
converter without droop. The output voltage vo is sensed and 
compared with the reference vref to form a voltage feedback 
loop and regulate the output voltage. The blue parts form a 
droop loop where d(io) is the droop function. V0 is the no-load 
voltage set point. The output current io is sensed and fed back to 
adjust the voltage reference vref such that  0ref ov V d i  . In 
linear droop, d(io) is a constant Rd and 
0
ref o dv V i R  . In the 
piecewise and nonlinear droop, d(io) is a function of io.  
Since the nonlinear droop functions used in this paper are 
mainly multiplication and square root, they can be easily 
implemented in a digital processor with minimal extra 
calculation time. Taking Texas Instruments C2000 series DSP 
with a floating-point unit as an example, both addition and 
multiplication take just two clock cycles; the square root 
calculation takes 22 cycles [25]. These are very small amounts 
of time, considering the state-of-art processors usually have 
tens or hundreds of MHz clock frequency. Analog control is not 
as flexible as the digital, but the multiplication and square root 
can still be implemented with analog multipliers, operational 
amplifiers, or dedicated ICs, with some added cost.  
B. Piecewise Linear Droop 
As a bridge between linear and nonlinear droop, piecewise 
linear droop is analyzed. In the piecewise linear droop, the total 
droop voltage range is split into multiple segments. The droop 
resistance is different in each segment. As previously discussed, 
it is preferable to increase the droop resistance when the output 
current increases. As an example, a three-segment piecewise 

























Droop control loop  
Fig. 6.  General control structure to realize virtual droop resistance. 
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gradually increases from Rd_L (Rd under light load), to Rd_M (Rd 
under medium load), and to Rd_H (Rd under heavy load). 
Therefore, the load sharing improves when the output current 
increases. Clearly, there is certain freedom to choose the values 
of the piecewise droop resistances and their applicable voltage 
and current ranges. Two examples are given below to facilitate 
a fast design and other ways to customize the piecewise 
function can be further explored.  
In the first design example, the desired values of Rd_L, Rd_M 
and Rd_H are already known. Based on the voltage and current 
relationship in Fig. 7, we have the following two equations: 
 
1 2 3 max 1I I I I pu       (6) 
 
1 2 3 1 _ 2 _ 3 _ 0.05d L d M d HV V V I R I R I R pu          (7) 
Since there are two equations but three unknowns, one 
extra constraint can be added. For example, one can use 
2 max0.3I I   as the third equation to guarantee Rd_M applies to 
30 % of the load range. Then the values of current and voltage 
segments can be solved sequentially.  
In the second design example, the values of droop 
resistances are unknown, but there exists a desired ratio 
between the droop resistances in different segments, e.g., 
_ _ _ 1 2: : 1: :d L d M d HR R R k k , assuming 
 
2 1 1 3 2 1,V V V V         (8) 
 
2 1 1 3 2 1,I I I I         (9) 




: : 1: :d L d M d HR R R
 
 
   (10) 
To meet the required droop resistance ratio, there are two 
simple ways to choose the values of α and β. In the first method, 
we choose β1 =β2 = 1, then α1 = k1, α2 = k2. In other words, the 
total load range is evenly separated into three segments; the 
voltage range is unevenly distributed to achieve the desired 
droop resistances. The second way is choosing 1 1k  , 
2 2k  , 1 11/ k  , 2 21/ k  , so both voltage range 
and current range are proportionally split to generate the 
desired droop resistances. In Fig. 7, the droop curve for k1=4 
and k2= 9 is drawn. The resultant Rd_L, Rd_M and Rd_H are 0.0153 
pu, 0.0611 pu, and 0.1375 pu, respectively. Compared with the 
0.05 pu droop resistance in linear droop, the light-load droop 
resistance is reduced to 1/3 and the heavy-load value is 
increased by 2.75 times. 
In summary, piecewise linear droop achieves the goal of 
changing the output impedance based on load current. However, 
it requires the selection of slopes and turning points for the 
piecewise segments. The sudden slope change between 
different segments might be an issue when the load switches 
between adjacent segments. Though this issue can be alleviated 
by using hysteresis at the segment transitions, a smooth droop 
curve is preferable. If we increase the number of segments to 
infinite, then the piecewise linear droop curve approaches a 
nonlinear droop curve. 
C. A General Nonlinear Droop Polynomial Expression  
Without loss of generality, the droop characteristics can be 
expressed in a the form shown in (11), where v and i are the 
output voltage and current, V0 is the no-load voltage set point, 
and d(i) is the droop function. When i>0, d(i)>0. The droop 
function in (11) needs to satisfy requirements from (12) to (15). 
Equations (12) and (13) ensure the no-load and full-load 
voltages are at the desired set points when the output current is 
zero and maximum. Equation (14) represents the droop 
resistance Rd(i) as the derivative of the droop function d(i). The 
droop resistance needs to be positive to guarantee the load 
sharing. Equation (15) is a new desired feature for the nonlinear 
droop. As discussed, it is preferable to have a larger droop 
resistance under heavier load conditions, so the derivative of 
Rd(i) is also positive.  
    0v f i V d i     (11) 
 subject to 
  0 0d    (12) 
  maxd I V    (13) 
     0dR i d i    (14) 
     0dR i d i     (15) 
For a current bidirectional converter, it is natural to extend 
the droop characteristic into the second quadrant in the V-I 
plane by using (16). When the current goes negative, the output 
voltage is above the no-load voltage V0. To have a symmetric 
converter output characteristic around the no-load operating 
point at (0, V0), the droop function d(i) needs to be an odd 
function.  
     0d i d i when i      (16) 
As there are infinite ways to draw curves between the 
droop start and end points, there are different ways to construct 
the droop function. One simple way is to use a polynomial 









v V K i

     (17) 


































Fig. 7.  Three-segment piecewise linear droop. 
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If we normalize output voltage v and current i using the 
system nominal bus voltage V0 and the source maximum 
current Imax as the base values in (18), the output voltage and 
current in per unit can be defined in (19).  
 
0









      (19) 







pu pu n pu n
n n
v V K i where K
 
       (20) 
Clearly, (20) considers the power function of current i but 
does not include the power function of voltage v. Thus, an 
enhanced form is expressed in (21) which considers the power 
functions of both v and i. However, it consists of M terms of v 
and N terms of i expressions, making the selection of 
coefficients Pm and Qn complicate. 
  
1 1 1 1
1
m
M N M N
npu
m n pu m n
m n m npu
v
P Q i where P Q
V   
 
     
      (21) 
To avoid the selection of coefficients in (21), another 
general droop expression in (22) is used. It is conceived based 
on the observation that when the current ipu increases from 0 to 
1 pu, the voltage vpu drops from 1 pu to 1 puV  pu. Though 
this expression includes only one power term of vpu and one 
term of ipu, it is capable of generating a cluster of curves with 
different slopes by tuning the parameters m and n; thus, the task 
to select parameters in (21) is greatly simplified. Another 
benefit of using this expression is its capability to cover the 













   
   
 
 
  (22) 
By solving (22), vpu can be derived as a function of ipu as 
  1 1 1
n
m
pu pu puv V i
 
    
 
  (23) 
Specifically, when m=1, (23) becomes (24), which is a 
single term case of (20). If m=1 and n=1, it goes back to the 
traditional linear droop. 
  1
n
pu pu puv V i      (24) 
By calculating the derivative of (23), the droop resistance 
as a function of output current ipu can be expressed as: 





d pu pu pu pu
pu
dv n
R V i i
di m
 
      (25) 
Specifically, when m = 1, the droop resistance expression 
simplifies into (26). The full-load droop resistance is pun V , 





d pu pu puR n V i

     (26) 
D. Selection of Nonlinear Droop Parameters 
In practice, lower-order systems are easier to implement. 
Fig. 8 shows the droop trajectories and resistances for a current 
bidirectional power converter as a function of n when m = 1. 
When i>0, the converter is outputting power; when i<0, the 
converter is sinking power. When 
maxi I , the source reaches 
its maximum current and switches to current-limiting mode, as 
drawn in Fig. 5. 
When n increases from 0.5 to 5, the droop curves approach 
the x-axis under light-load conditions. When n>1, droop 
resistance increases when the output current increases; when 
n<1, droop resistance decreases when the output current 
increases; if n=1, the droop is the linear droop and the droop 
resistance is a constant regardless of the output current. 
In Fig. 9, the second-order nonlinear droop trajectories and 
their droop resistances are plotted against linear droop. When n 
increases, the droop curve approaches the x axis when output 
power is small. When n = 2, the slope, i.e., the droop resistance, 
is zero under no load. Similarly, when m increases, the droop 
curve approaches vertical direction when the converter outputs 










Fig. 8.  (a) Different droop curves and (b) Corresponding droop resistances (m 
=1, n is from 0.5 to 5). 
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infinite. It should be noted that m and n do not have to be 
integers. The curve with m = 1.2 and n = 1.6 is drawn in the 
same figure as an example. As expected, its characteristic is 
between the adjacent m and n integers, so the droop curves are 
continuously adjustable by tuning the parameters m and n. 
In summary, in order to achieve a large droop resistance 
under heavy load, the piecewise linear droop and nonlinear 
droop are preferred. Among different nonlinear droop 
equations, high-order polynomial (m = 1, large n), inverse 
parabola (m = 2, n = 1) and ellipse (m = 2, n = 2) are desired.  
IV. STEADY-STATE PERFORMANCE IMPROVEMENT 
A. Load Sharing and Voltage Regulation 
The two-source system in Fig. 10 is analyzed to compare 
the performance of linear and nonlinear droop methods. The 
two sources are assumed identical so they should share the load 
evenly, i.e., i1=i2. The no-load voltage set point is 400 V. The 
droop voltage range is 20 V. The maximum source current is 
25 A and the corresponding cable gauge is AWG12 with 
5.2 mΩ resistance per meter. The distance from Source 1 to the 
load is 20 meters, while Source 2 is next to the load. Droop 
resistance Rd is 0.8 Ω for linear droop and Rline is 0.2 Ω. The 
sensors are calibrated and do not impact the load sharing. 
To make the discussion general, the no-load bus voltage is 
defines as 1 pu and the maximum current of each source is 1 pu. 
The maximum system load is 2 pu. The droop voltage range is 
5 % of the bus voltage. Since the second quadrant operation is 
symmetric to the first quadrant, only positive source current is 
discussed. 
When the load current is iload, the bus voltage vbus and 
source currents i1 and i2 can be calculated using (27), by 
substituting different linear and nonlinear droop equations. 
Solving the equation system with a ramping load current from 0 
to 2 pu gives the bus voltage and source currents for all load 
conditions. 
 




v V d i i R V d i
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Using linear and elliptic droop, Fig. 11 shows the bus 
voltage at the load terminal and the source current. When the 
load current ramps up, the bus voltage drops, and the source 
current increases until it reaches the 1 pu limit. Compared to the 
linear droop, the elliptic droop has smaller voltage deviation 
from the voltage set point. It also has better load sharing under 
heavy load. More importantly, the elliptic droop is able to 
utilize 98 % (1.96 pu) of the system power rating while the 
linear droop can only use 88 % (1.76 pu) before the load node 
voltage drops below the designed droop voltage range due to 
cable voltage drop.  
Fig. 12 compares the load sharing and bus voltage 
regulation performance of linear and different 2nd-order 
nonlinear droop profiles from light-load to full-load. Relating it 
with Fig. 9, we can draw the following conclusions: The linear 
droop has a fixed droop resistance under the entire load range. 
The parabola and ellipse have zero slope under no-load 
































Fig. 11.  Comparison of voltage regulation and load sharing for linear and 
nonlinear droop. 
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resistance determines how the load is shared among sources. 
Under full-load conditions, the droop resistance of the parabola 
is a finite number, though the value is bigger than the linear 
droop. The inverse parabola and ellipse both have infinite 
droop resistance under full load, theoretically eliminating the 
impact from cables and sensing errors. The transition between 
voltage regulation mode and current-limiting mode is also 
smooth in these two methods because there is no abrupt slope 
change. The difference between the two methods is that the 
ellipse has zero resistance under no load while the inverse 
parabola has some limited value.  
B. System Efficiency 
For a dc power distribution system, the system loss 
consists of power conversion loss and transmission loss. The 
power conversion loss is the energy lost in power converters 
when transforming the electricity from ac to dc, or from one 
voltage to another. The transmission loss is the energy lost in 
cables when the electricity is delivered from one location to 
another. Since different droop control methods have different 
load sharing performance, their system-level efficiencies are 
also different. 
Taking the two-source power system in Fig. 10 as an 
example, the power transmission loss, i.e., the line resistive loss, 
can be calculated as (28). The power conversion loss can be 
calculated using (29), where Pin1, Pin2, Po1, and Po2 are the input 
and output power of Source 1 and Source 2, respectively; η is 
the converter efficiency, which is a function of the converter’s 
output current. The power converters for Source 1 and 




1line lineP i R  (28) 
 
    
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 
 
   
   
   
 (29) 
The system loss can be evaluated by combining the power 
transmission loss Pline and power conversion loss Pconv, so the 
total system loss Ptotal is 
 
total line convP P P   (30) 
In practice, the power conversion efficiency depends on 
the power converter design and optimization. It usually follows 
a shape like the curve shown in Fig. 13 that has a peak under 
medium to heavy load. The efficiency under light load is 
usually low. This can be improved by shutting down some 
sources under light loads, e.g., the phase shedding strategy 
broadly adopted in multi-phase buck converters. The ratio 
between cable and conversion losses also varies with system 
power and current ratings. Generally, the higher the current, the 
higher the transmission loss consumed on cables. 
For certain load current iload, infinite combinations of i1 and 
i2 satisfying 1 2 loadi i i   exist. Each i1 and i2 combination leads 
to a corresponding system efficiency that can be calculated 
using (28)-(30). By sweeping all the combinations, the 
theoretical maximum and minimum system efficiency and 
corresponding source current can be obtained. Similarly, the 
efficiencies for different droop methods can be calculated after 
solving their source currents i1 and i2 using (27). 
To get numerical results, the measured power converter 
efficiency shown in Fig. 13 is used as the efficiency curve for 
Source 1 and Source 2. The system efficiencies and 
corresponding source current i1 and i2 are drawn in Fig. 14. In 
addition to the theoretical maximum and minimum system 
efficiency from the sweep, linear droop (L) and inverse 
parabolic droop (IP) are included. Another benchmark curve is 
using stiff voltage regulation without droop control. In that case, 
Source 2 provides all the load current until it reaches saturation; 
then Source 1 starts providing current.  
Examining the efficiency and load sharing curves, though 
the nonlinear droop provides better load sharing under heavier 
load, the efficiencies of linear and nonlinear droop control do 
not have substantial difference. Both of them approach the 
theoretical maximum efficiency. However, for the case without 
using any droop, the light to medium load efficiency suffers. 




















   
   
 
Fig. 12.  Comparison of linear and different 2nd-order nonlinear droop. 
 
 
Fig. 13.  Typical power converter efficiency curve. [26] 
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Fig. 15. Without using droop, the cable decides how the load is 
shared between the sources. The closer source takes all the load 
current while the farther source takes none. With such load 
sharing, although the line resistance loss is naturally minimized, 
the power conversion loss is increased. In the analyzed case, the 
power conversion loss is much higher than the cable loss, so the 
overall loss is dominated by the power conversion loss. In high 
current applications, the cable loss could take a great portion; 
the trend of total loss might change and needs reevaluation.  
In summary, droop control impacts the system efficiency 
by altering the source current allocation. In order to obtain 
quantitative results, case-by-case calculations are necessary by 
combining cable loss and power conversion loss.  
V. CONVERTER OUTPUT IMPEDANCE AND DC SYSTEM 
STABILITY 
Droop control adds an extra control loop to the converter 
control system and changes the converter’s dynamic 
performance. In addition to the steady-state analysis, dynamic 
analysis is necessary to ensure the system stability. Though the 
stability of dc and ac converter systems has been broadly 
studied, further work is needed for droop-controlled power 
converters.  
State-space analysis and impedance-based analysis are two 
widely-used methods for stability analysis [27]. State-space 
analysis is broadly used in control system stability analysis by 
plotting the eigenvalues of system state-space equations. If all 
the poles are located in the left-half plane, the system is stable. 
However, this method requires the knowledge of all the power 
converter parameters, which is not always available for the 
system engineer.  
The second method to analyze the dc system stability is the 
impedance-based criteria, e.g., the Middlebrook criterion [28]. 
To guarantee the stability for a cascaded power converter 
system, the magnitude of the source converter’s output 
impedance Zo must be much smaller than the magnitude of the 
load’s input impedance Zi, i.e., 
 Zo iZ   (31) 
It should be noted that the Middlebrook criterion is a 
conservative condition that not only guarantees the system 
stability but also ensures the system dynamic performance is 
not changed. The system can still be stable even if this criterion 
is violated.  
To get a more accurate stability judgment, some relaxed 
criteria have been proposed by considering both the magnitude 
and phase of the input and output impedances. One example is 
the gain margin phase margin (GMPM) criterion [29]. In this 
criterion, if the magnitude of the load input impedance is at 
least 6 dB higher than the source output impedance, then a 6 dB 
gain margin is guaranteed. Otherwise, the phase of the load 
system’s input impedance has to stay within a 120° band 
around the phase plot of the source system’s output impedance, 
to guarantee a 60° phase margin. The GMPM criterion can be 
also explained in the Nyquist plot where the contour of Zo/Zi 
should stay away from a forbidden area around point (-1, 0).  
The impedance-based methods do not need all of the 
converter parameters since the converter’s input and output 
impedances can be measured using a network analyzer. To use 
impedance-based criteria, the modeling and measurement of 
the output impedance of droop-controlled converters is critical.  
A. Modeling the Output Impedance of Droop-Controlled 
Power Converters 
Using a digital controlled buck converter as an example, 
the circuit and control diagram is drawn in Fig. 16. The 
controller includes an inner current loop, an outer voltage loop, 
and a droop loop. Hv and Hi are the voltage and current loop 
compensators. Hfilter is the optional low-pass filter (LPF) in the 
voltage sensing circuit. Hdelay represents the controller 
computation delay and modulator delay. Fm is the gain of the 
modulator. For a buck converter, the load current and inductor 
current have the same average value, thus the average inductor 
current obtained by synchronous sampling is used for droop to 
save the output current sensing circuit [30]. d(i) is the droop 

















































Fig. 15.  Comparison of cable and power conversion losses. 
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Using switching cycle average and replacing the circuit 
with transfer functions, Fig. 17 can be obtained for small-signal 
analysis. In the power stage part, Gvd and Gid are the transfer 
functions from the duty cycle to the output voltage and inductor 
current. Zo_OL is the open-loop output impedance of the 
converter, and Giio is the transfer function from the load current 
to the inductor current. These are all known transfer functions 
for basic converter topologies and can be found in textbooks. 
For the droop loop, the large signal droop function d(i) needs to 
be replaced with its derivative, which is the droop resistance Rd. 
Rd is a constant value for linear droop, but a function of current 
for the nonlinear droop. 
The closed-loop output impedance of the droop-controlled 
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The assumption for the approximation in (33) is 
 1 1m delay i d v idF H H R H G  . It means that the total loop 
gain of the current loop and droop loop is greater than 1, which 
is true within the control bandwidth of the current loop. 
For the nonlinear droop, Rd and Zo vary depending on the 
output current. In order to solve Zo under different load 
conditions, the value of Rd at each operating point needs to be 
solved and substituted into (33). Rd can be solved by combining 
the source output and load input equations. Taking the elliptic 
droop as an example, when the load is a resistor Rload, the 
converter output voltage and current satisfy (34) and (35). Then 
the output resistance as a function of output current can be 
solved in (36). The output resistances for linear and other 
nonlinear droop functions in pu are summarized in Table I.  
  
20
max1 /v V V V i I      (34) 
 








di I i I
    

 (36) 
One important feature of (33) is that Zo at a particular 
operating point, is only related to the small-signal droop 
resistance at this point regardless of the shape of the droop 
curve around it. Therefore, the stability with different droop 
resistance can be analyzed without worrying which nonlinear 
droop is used. In other words, the following discussion can be 
applied to either liner or different nonlinear droop methods, as 
long as the correct Rd value is substituted into (33). This is 
proved in Fig. 18 where the output impedances of elliptic droop 
and linear droop overlap when their droop resistances have the 
same value.  
Though a buck converter is used as an example, this 
analysis can easily be applied to other topologies by adapting 
the system block diagram in Fig. 17 and using the 
corresponding transfer functions for the power stage. 
B. The Impact of Droop Control on Output Impedance 
As a benchmark, the output impedance without droop 
control is analyzed first. The current loop gain Ti, voltage loop 
gain Tv, input impedance Zin, and output impedance Zo are 
shown in Fig. 19, from 1 Hz (basically the dc value) to 10 kHz 
(half of switching frequency). The derivation of the input 





















































Fig. 17.  Small-signal model of a droop-controlled voltage source converter. 
 
0885-8993 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2019.2893686, IEEE
Transactions on Power Electronics
 
Both current and voltage loops have wide bandwidth at 
1.7 kHz and 650 Hz, and Zo is very small within the control 
bandwidth. As the converter tightly regulates its output voltage, 
its small-signal input impedance Zin behaves as a negative 
resistance within the control bandwidth. Its dc magnitude 
equals to its load resistance Rload reflected to the input, i.e., 
Rload/D2, where D is the duty cycle for the buck converter, but 
its phase angle is –180°. 
After adding the droop control loop, the output impedance 
is changed. Two factors are considered. One is the impact of 
adding a LPF in the droop loop; the other is the value of the 
droop resistance. Looking at Fig. 20, the dc and low frequency 
output impedance is now behaving as a resistance; the phase 
angle is 0° and the magnitude is equal to the droop resistance. 
Comparing the output impedances with and without a 
2nd-order LPF at 60 Hz, the implementation without LPF 
maintains a flat output resistance up to 400 Hz, while the one 
with LPF starts to deviate at the LPF crossover frequency. From 
the perspective of maintaining a wide droop characteristic, the 
implementation without LPF is preferred. 
Fig. 21 compares the output impedances when Rd adopts 
difference values. When the converter operates without droop 
control, the output impedance is well below 0 dB within the 
control bandwidth. Thus, the converter has very good voltage 
regulation. When linear droop control is applied, the droop 
resistance is 20 V/10 A = 2 Ω, so its output resistance is 20×
log(2) = 6 dB. The output impedance is flat within the control 
bandwidth. 
With nonlinear droop, when the load is light, the output 
impedance is well below 0 dB at –11 dB, indicating small 
output voltage deviation and strong voltage regulation. When 
the load increases, the magnitude of the output impedance also 
increases. Under heavy loads, the magnitude of the output 
impedance reaches 14 dB, and is much larger than the linear 
droop.  
When Rd increases, the dc and low frequency output 
impedance increases in magnitude while the phase is always 0°. 
The large value of low frequency resistance is helpful for load 
sharing but could impact the stability. In particular, the 
magnitude of the load input impedance is also at its smallest 
value under full load condition. This condition gives the highest 
possibility of source and load interaction. The full-load source 
and load interaction is the most critical case for the stability 
analysis at low-frequency. 
Another frequency range that needs attention is the 
resonant frequency, where the peak of the output impedance 
appears. The high output resistance of nonlinear droop helps 
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Fig. 18.  Output impedance comparison between different droop trajectories 
when they have the same Rd value. 
 
Fig. 19.  Current, voltage loop gains and input, output impedances without 
droop control.  
 
 
Fig. 20.  Output impedances with and without LPF in the droop control loop. 
 
Fig. 21.  Output impedance with different droop resistance Rd. 
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stability. This damping effect is also reported in [33]. Due to 
this two-fold effect, the total impact on stability needs to be 
systematically evaluated with the knowledge of the load 
system. 
C. DC System Stability Analysis with Resistive and 
Constant Power Load 
To make the discussion concise and representative, the 
two-source two-load system shown in Fig. 22 is used. In this 
system, all the source and load converters use the same 
parameters discussed previously, so the aforementioned input 
and output impedances can be readily used. The two paralleled 
source converters share the load by droop control. The constant 
power load (CPL) has negative small-signal input impedance. 
A constant resistive load (CRL) is also connected to the dc bus. 
Besides the power sources and loads, extra elements are 
also included to make the system practical. Lf, Cf and Rf 
constitute the input filter for the load converter to reduce its 
EMI emission [32]. The value of Lf is 50 μH and Cf is 100 μF. 
Thus, their resonant frequency is 2.25 kHz (around 1/10 of the 
switching frequency). Rf is 0.5 Ω to damp the resonant peak of 
Lf and Cf. Cable inductances and resistances are also inserted 
between the source converters and system dc bus where Rl1 = 
Rl2 = 0.5 Ω, Ll1 = Ll2 = 100 nH. An 840μF, 0.25 mΩ bulky bus 
capacitor connects to the bus to provide the transient energy.  
To investigate the stability, the system is separated into 
source section and load section. The input and output 
impedances at the section interface are examined using Nyquist 
criterion. Generally, the Nyquist plot needs to stay away from 
(-1, 0) to make the system stable.  
The load system consists of CPL and CRL. Given a total 
system rating Ptotal, the load system input impedance varies 
with different ratio between these two kinds of load. To assist 
the analysis, penetration depth k is defined in (37) as the ratio 
between the power of CPL and total load power Ptotal. 
 / , 0 1CPL totalk P P k     (37) 
The total load system small-signal input impedance at dc, 
i.e., input resistance, can be calculated as 












  (38) 
where RCPL_eq is the CPL load resistance RCPL reflected to its 
input side. For a buck converter, RCPL_eq = RCPL/D2 where D is 
the converter duty cycle. RCRL is the resistive load directly 
connected to the dc bus. 
Clearly, when RCPL_eq < RCRL, i.e., PCPL > PCRL, the load 
system total input impedance Zi_dc is negative at dc, 
representing a CPL dominant system. When RCPL_eq > RCRL, i.e., 
PCPL < PCRL, Zi_dc is positive, representing a CRL dominant 
system.  
Fig. 23 compares the input impedance of CPL under heavy 
load with and without an input LC filter. The impedance with 
only 10 % load is also drawn. Heavy load with an LC filter has 
the lowest input impedance magnitude and is used for the 
stability analysis. 
The impact from penetration depth is investigated by 
sweeping k from 0 to 1. The result is shown in Fig. 24. When 
k = 1, the system only has CPL. The input impedance has the 
lowest magnitude and largest phase delay. This gives the worst 
condition for system stable operation. 
For the source system, the total output impedance Zo_sources 
is equal to the combination of source converters’ output 
impedances, cable impedances, and dc bus capacitance, such 
that 
    _ 1 1 2 2|| ||o sources o line o line cbusZ Z Z Z Z Z     (39) 
where 






















Fig. 22.  Example dc power distribution system for stability analysis. 
  
Fig. 23.  CPL input impedance with and without input LC filter, and under 
different load conditions. 
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Firstly, the system stability is investigated without 
considering the cable parameters and bus capacitor. The 
impedances of Zo_sources and Zin_loads are compared by scanning 
different droop resistance Rd using Nyquist plot. In Fig. 25, the 
minor loop gain Tminor = Zo_sources / Zin_loads is drawn. As 
predicted, if the load is pure CPL, the input behaves as a 
negative resistance. In such case, the droop resistance cannot be 
infinite. The blue contour encircles (-1, 0), and the system is 
unstable when Rd is 100 Ω. Thus, infinite droop resistance is 
only suitable for a CRL dominated system, i.e., k<0.5. This can 
be improved by using input impedance shaping techniques [34], 
[35]. Similar to droop control regulating output impedance, 
control loops can be used to regulate input impedance, so the 
input impedance is no longer a negative resistance.  
On the other hand, if |Zo_sources |<| Zin_loads| is satisfied, droop 
control can be used even with pure CPL. It can be observed that, 
the system stability is not impacted when Rd increases from 0 to 
5 Ω with the same CPL. The green curve even has a larger 
phase margin than the cyan curve, due to the damping effect of 
the high droop resistance. If the load is CRL, the Nyquist plot 
covers a very small area far away from (-1, 0) regardless of the 
droop method, which implies a very sufficient stability margin. 
Next, the system stability is investigated with pure CPL as 
this is the worst operating condition. The source system total 
output impedance is drawn in Fig. 26. Zo is the converter output 
impedance. The impact from the extra components can be 
identified sequentially. By adding cable impedance Zline, the 
high frequency output impedance rises due to the line 
inductance. The low frequency characteristic is barely changed. 
Since the bus capacitor is in parallel with the converter system, 
this capacitor can effectively lower the total output impedance 
if the impedance of the capacitance path (Zcbus) is lower than the 
remaining source system (Zo+Zline). Hence, the dc bus capacitor 
helps to increase the stability margin. If one compares the blue 
and red contours in Fig. 27, the red contour is much farther 
away from point (-1, 0). The dc bus capacitor may even 
stabilize an unstable system if it is sufficiently large. The 
trade-offs are the extra cost, size, and stored energy in this 
bulky capacitor.  
In summary, the stability analysis draws the following 
conclusions: If the load system is CRL dominant, the droop 
resistance can be infinite without introducing stability issues. If 
the load system is CPL dominant, the magnitude of the source 
system output impedance needs to be smaller than the load 
system input impedance. Thus, the droop resistance may not be 
infinite. For a pu system that has a minimum load resistance of 
1 pu, the total source output impedance needs to be smaller than 
1 pu. If the cable voltage drop is smaller than 0.05 pu, a droop 
resistance of 0.25 pu (e.g., the 5th-order droop) under full load is 
an acceptable value; it guarantees a 12 dB gain margin and 
minimizes the impact from cables on load sharing. 
VI. EXPERIMENTAL VERIFICATION 
A. Two-Source System with Ramping Load 
The two-source system in Fig. 10 is used to compare the 
performance of the nonlinear droop and linear droop. In the 
experiment, Source 1 and Source 2 are buck and boost 
converters, respectively, to make the system more generally 
applicable. The current limit for the two sources is 7.5 A, and 
 
Fig. 25.  System Nyquist plot without cable impedance and bus capacitance. 
 
Fig. 26.  Total source system output impedance. 
 
Fig. 27.  System Nyquist plot after adding cable impedances and bus 
capacitance. 
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the droop voltage range is 7.5 V. Programmable electronic 
loads are used to generate a linear ramping-up load current. 
In the first test, the source converters are placed very close 
to the load with negligible cable resistance. The sensors are also 
calibrated so the sensor discrepancy is minimized. As shown in 
Fig. 28, after the start-up, the two sources reach a steady state 
and share the load evenly. Then, the load is triggered to ramp up. 
During the load ramping-up process, the two sources always 
share the same amount of load, which proves the effectiveness 
of droop control. When the load continues increasing, the 
sources finally become saturated, and the bus voltage collapses.  
In the next experiment, a five-meter AWG 18 cable (0.2 Ω) 
is inserted between Source 1 and the load. Fig. 29 and Fig. 30 
present the experimental waveforms using the linear and 
inverse parabola droop methods, respectively. As stated above, 
both droop methods are designed with a 7.5 V droop voltage 
range. Comparing Fig. 29 and Fig. 30, the advantages of the 
nonlinear droop can be observed. Under a light load (Point 1), 
the nonlinear droop has smaller voltage deviation. When the 
load current ramps up (Point 2), the current difference between 
Source 1 and Source 2 becomes larger in the linear droop but 
becomes smaller in the nonlinear droop. The sharing error 
decreases automatically when the load increases with the 
nonlinear droop. If we compare the voltage deviation from no 
load to the point where both sources are saturated (Point 3), the 
deviation for the nonlinear droop is within the designed 7.5 V 
droop voltage range, while it drops another 2 V below the 7.5 V 
for the linear droop. 
B. Three-Source System with Cable Resistance and 
Sensor Offset 
A three-source system shown in Fig. 31 and Fig. 32 is 
designed as the testbed to demonstrate the advantages of 
nonlinear droop control in multi-source systems with both 
cable resistances and sensor drifts. Three power sources are 
connected through adjustable cable emulators. The system load 
is connected to node 2. The tie-line resistance is zero from 
node 1 to node 2 and is 1 Ω from node 2 to node 3. Among the 
three sources, only Source 1 has a 1 V sensor offset. Thus, in 
the experiment, the current difference between Source 1 and 
Source 2 is caused by the sensor error; the difference between 
Source 2 and Source 3 is caused by the tie-line resistance. 
In this test, the droop voltage range is 380 V to 400 V. The 
current rating for all the sources is 5 A. Linear droop and 
different 2nd-order droop profiles are tested. Fig. 33 and Fig. 34 
show the droop performance under light and heavy loads, 
respectively. Within each figure, the load is fixed; the droop 
profiles for all three sources are identical and change 
simultaneously from linear to inverse parabola, to parabola, and 
to ellipse. By comparing the bus voltage deviation from the 
voltage set point and the current difference between the sources, 
the benefits of nonlinear droop are proven. According to the 
graphs, the output voltage from high to low are ellipse, parabola, 













































Fig. 30.  Inverse parabola droop (ΔV = 7.5 V) with 0.2 Ω cable resistance. 

























Fig. 32.  DC microgrid testbed to evaluate different droop methods. 
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the parabola and inverse parabola switch sequences. The 
inverse parabola and ellipse have the smallest voltage deviation 
under light load and the smallest current deviation under heavy 
load. 
C. Impedance Measurement  
The output impedance of power converters is intrinsically 
the transfer function from the output current to the output 
voltage, which can be measured by injecting perturbation and 
measuring the response using a network analyzer. Since the 
measured units are high-power converters rated in the 5–10 kW 
range, a power amplifier is necessary to inject adequate 
perturbation signals. In the experiment, the bandwidth of the 
power amplifier is 20 Hz to 20 kHz. As the switching frequency 
is 20 kHz, the output impedance is measured from 20 Hz to 10 
kHz. High-bandwidth voltage and current probes are placed at 
the converter output port to measure the voltage and current. 
The measurement setup is shown in Fig. 35. 
The output impedance of a buck converter with linear and 
nonlinear droop control is measured under different load 
conditions. The droop voltage range is from 380 V to 400 V. 
The current rating is 10 A. The measurement results for elliptic 
droop are presented in Fig. 36. The load resistances are 300, 
100, and 42 Ω to typify the converter output impedance at light 
load, medium load, and heavy load conditions (13 %, 40 %, and 
93 % load respectively). In the graph, the blue curve consists of 
a series of measurement points from 20 Hz to 10 kHz. The red 
line is the modeled output impedance using (33). The 
measurement results prove the output impedance model is 
accurate from dc to half of the switching frequency for different 
droop resistances.  
VII. CONCLUSION 
Traditional linear droop faces the design trade-off between 
load sharing accuracy and bus voltage regulation due to cable 
resistances and sensing errors. Piecewise linear and nonlinear 
droop control features a varying droop resistance when the 
converter output current changes. This leads to a more balanced 
load sharing and tighter bus voltage regulation. A generic 
polynomial expression is presented to unify different droop 
equations.  
By tuning the parameters of polynomial droop equations, 
the slope of the droop curves, i.e., the droop resistance, can be 
finely adjusted from no load to full load. Elliptic and inverse 
parabolic droop have small output resistance under light load 
and infinite output resistance under full load; thus, they achieve 
best load sharing under heavy loads. They can work with a CRL 
dominated system, but their infinite output resistance causes 
instability in a CPL dominated system. By increasing the order 
of current i in the droop equation, its full-load droop resistance 
can be increased. The 5th-order polynomial equation achieves 5 
times the droop resistance than the linear droop and effectively 
minimizes the load sharing unbalance; it is also stable under 
full load with CPL. 
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Fig. 33.  Droop comparison under light load. 
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(a)                                                                                    (b)                                                                                (c) 
Fig. 36  Output impedance of the elliptic droop under (a) light load (b) medium load, and (c) heavy load. 
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The nonlinear droop changes the converter’s output 
impedance at low frequency and resonant frequency. When Rd 
is large, it damps the resonant peak but increases the magnitude 
of low-frequency output impedance. When Rd is small, the 
low-frequency output impedance can be smaller than linear 
droop, but the damping effect is lost. Compared to linear droop, 
two extra cases need examination when using impedance-based 
stability criteria: the heavy-load low-frequency interaction and 
the light-load resonant-frequency interaction.  
Table I summarizes different droop profiles. Their droop 
equations and corresponding droop resistances are listed. 
Piecewise and nonlinear droop control achieve better load 
sharing under heavy load and better voltage regulation under 
light load, due to the characteristic of a varying droop resistance. 
Their no-load and full-load droop resistances are calculated 
assuming a 5 % droop voltage range. Their stability 
performance is also noted. 
The nonlinear droop control only uses the local current 
information and needs no communication, so the advantage of 
full distribution in droop control is preserved. Experiments for 
two-source and three-source systems verify the effectiveness of 
the nonlinear droop with cable resistances and sensing errors. 
The output impedance of a high-power dc-dc converter is 
measured and verifies the developed impedance model. 
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